Contents Menu Expand Light mode Dark mode Auto light/dark, in light mode Auto light/dark, in dark mode Skip to content
Digital Design
Digital Design

Course

  • Home
  • Syllabus
  • Exams
  • Lecture Recordings
  • Contact Us

Get Started

  • Docker for ASIC+FPGA
  • Running Our Examples
  • SystemVerilog Basics
  • Acronyms from Lectures

Explore

  • Design Examples
  • FPGA Labs
  • CPU in 40 Lines of SystemVerilog
  • Standard Cells in 3D

Weekly Content

  • Week 1
  • Week 2
  • Week 3
  • Week 4
  • Week 5
Back to top
Copyright ©
Made with Sphinx and @pradyunsg's Furo